


Parasitic Challenges and Solutions Using Quantus QRC Extraction Solution for Advanced-Node FinFET Designs

Cadence



TSMC 2016
Open Innovation Platform®
Ecosystem Forum

ABSTRACT

As process technology scaling reaches the realm of 10/7nmnm and below regimes, the challenges facing the foundry and design community are multi-faceted. The benefits of scaling have to be achieved with holistic process and design optimizations such that chip performance can still be improved per Moore's law, notwithstanding the physics effects, lithography effects (minus EUV) and other process effects at such atom level physical dimensions.


In this paper, the challenges of quasi-3D MEOL parasitic capacitance modeling, 10/7nmnm specific color mask modeling for lithography effects, as well as high performance blocking modeling are outlined and the subsequent validations and application of these modeling and extraction technologies for 10nm process development and designs are presented.

The most challenging aspect of MEOL parasitic modeling and model-based capacitance extraction is the introduction of 3D FinFET transistors which leads to severe 3D fringing cap distributions around MOS devices. In the 10/7nmnm 3D FinFET process node, the 3D MEOL modeling challenges are compounded by the unique 3D layouts which are necessary for process and design and optimizations. Quantus's unique quasi-3D modeling technology enabled the most silicon accurate extractions of FinFET-based designs such as standard cells, SRAM and PLL/VCO, which are the foundation of process development for 10/7nmnm process node.

For BEOL development, the impacts of HPB, with the intention of improving design performances, need to be accurately modeled by parasitic capacitance extractors such that large SOC designs with the aforementioned special process feature are possible. With EUV technology still absent from 10/7nm node, the needs for multiple patterning process steps mandate the development of new color aware mask modeling and extraction technologies in order to enable the shortest path of design to silicon.

SRAM design spans both MEOL and BEOL. It is a key part in the development of new process nodes in terms of process optimizations for best IP performance and lowest power consumptions. Consequently, It is essential that SRAM extractions have very tight capacitance accuracy, perfect bit-line match, as well as very good reduction accuracy, manageable simulation runtime for timing, EM/IR flow with large macros. Hence, there is a need for massively parallel field solver (3D) capability which is required to extract accurately without elongating extraction runtimes.

From designer's point of view, a tightly integrated extraction capabilities in implementation is a MUST at these FinFET nodes. In addition to the challenges presented for these nodes, we will also discuss the accuracy correlation with 3D field solver and performance of the extraction tool in addition to overall convergence and productivity benefits of the flow at 16nm and below nodes including 7nm.




Parasitic Challenges and Solutions Using Quantus QRC Extraction Solution for Advanced-Node FinFET Designs

Hao Ji, R&D Group Director
Hitendra Divecha, Product Management Director
TSMC OIP Ecosystem Forum
San Jose, California
September 22, 2016

cadence®

Evolving Requirements




Signoff is becoming a bottleneck in design closure

2 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Enhance RC Modeling Capability to Enable Accurate Extraction

- More layers to be handled
 - Middle-end: New and expanded structure of middle-end
 - Front-end: Dedicated layers for SRAM instead of sharing with logic
 - Back-end: More metal schemes for customers to choose from
- More RC effects to be modeled



cadence®

3 © 2016 Cadence Design Systems, Inc. All rights reserved.

7nm Parasitic Challenges

- FEOL: FinFET
- Dominated by fringe 3D capacitances in from gate, fins
- Thickness of gate introduces new capacitances components to fins (s/d)
- Cf table for better FinFET device accuracy control
- MEOL: New M0 routing layer and local interconnect layer
- Explosions of R and hence better handling techniques are required to expedite post layout simulation
- More capacitances to M0/V0 (MEOL) contacts
- Tap via extension resistance modeling
- BEOL: Multiple patterning
- Different multi-color dependent color bias for logic and SRAM
- Required design methodology change
 - Best suited for repeated patterns such as memory designs, or track/grid based logic application
 - Pre-determined color due to color-dependent width bias
- Few changes in manufacturing effect table for erosion and viaR modeling
- Bridge via and pillar via





cadence®

4 © 2016 Cadence Design Systems, Inc. All rights reserved.

10/7nm Modeling Features

- Pillar vias
 - Required to minimize resistance (hence wire delay)
- Bridge vias
 - Required to provide flexibility in PG nets routing




Cadence® Quantus™ QRC Extraction Solution models these features accurately!

5 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Via Array, Bridge Via, Pillar Via Modeling



6 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Cadence + TSMC Delivers Signoff Extraction Solution to Mutual Customers



Engage

Collaborate on new modeling features requirements between Quantus R&D and TSMC including new DPT/MPT requirements for an extraction tool

Enable

Implement in Quantus and Quantus FS solutions, validate versus TSMC baseline, and enable PDK ready for mutual customers

Empower

Qualification and PDK delivery to foundry customers

7 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Key Challenges: PEX and Design Flow

- 1 Introduction of new and additional parameters e.g., Cgs, Res, and double and multiple patterning requires complex modeling to provide better **accuracy**
- 2 Explosion in parasitics results in bigger **netlist** impacting **post-layout simulation** performance
- 3 Lack of **in-design** extraction and signoff methodology and integration in implementation platforms impact **convergence** and **loss of productivity**
- 4 **Signoff quality extraction** is required during timing ECO optimization to reduce number of iterations to meet tape out schedule
- 5 Tightly **integrated EMIR solution** is a MUST to tackle complex EM rule checks required for FinFET designs


8 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

Cadence

Quantus QRC Extraction

Extraction you trust!




Quantus solution is industry's most trusted parasitic extraction tool that is used in production by leading foundries in advanced nodes 10nm and below!

© 2016 Cadence Design Systems, Inc. All rights reserved. Cadence Innovus™, Cadence Virtuoso™ Custom Design Platform, Cadence Tempus™ Timing Signoff Solution, Cadence Voltus™ IC Power Integrity Solution and Voltus-Fi Custom Power Integrity Solution, and Cadence Physical Verification Solution.

cadence®




Best-in-Class Accuracy for First-Time Silicon Success—100% Pass Rate @ TSMC



7nm design
1502 all critical nets
Mean = 0.1%



7nm design
1324 < 7fF
Mean = 0.1%



7nm design
178 >= 7fF
Mean = 0.1%





Quantus solution vs Quantus FS for TCAP correlation for TSMC 7nm Certification

© 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

2

Fastest Extraction Tool in the Market for FinFET Designs




© 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®


2

Smallest Netlist than Any Other Extraction Tool in the Market

1 Extraction Runtime



2 Smallest Netlist (~2X)



3 Most Accurate RCs

	Quantus
Max Error	4.4%
Mismatch	0.3%
Timing	3.5% / 0.35ps
Max RC reduction error = 0.4%	

Path to Faster Simulation Runtimes

© 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

3 Innovus + Quantus Signoff Extraction

INNOVUS

	Mean	STDev
TQuantus vs Quantus	1.47%	3.16%
IQuantus vs Quantus	-0.36%	1.19%

Innovus + Quantus—Only tightly-integrated solution in the industry

© 2016 Cadence Design Systems, Inc. All rights reserved.
Cadence GigaPlace™ Engine, Cadence GigaOpt™ Optimizer, Cadence CCOpt™ Optimizer, Cadence NanoRoute™ Advanced Digital Router

3 Virtuoso + Quantus Signoff Extraction

MODGEN Creation
Device Placement
Electrically Aware Net Routing
In-Design Verification
Extraction

Extracted View
Back Annotation
Cross-Probing
Failed Net in Extracted View

No stream in and out; executed from Virtuoso UI
Extracted view flow enables faster circuit debugging in Virtuoso ADE
Accurate cross-probing allows for faster timing verification in Virtuoso ADE

Single extracted view for 'N' number of process corners improving debugging efficiency
Supports hierarchical extraction
Fully supported in OA

Virtuoso + Quantus—Only tightly integrated solution in the industry

© 2016 Cadence Design Systems, Inc. All rights reserved.

4 Quantus + Tempus ECO + Innovus Eliminates Tapeout Schedule Risk

Tempus Physically Aware ECO

Signoff runs under the hood from a single cockpit (no external files to transfer)
Unified engines with Innovus solution for both Quantus and Tempus solutions, strong correlation between post-P&R timing and ECO
Strong correlation between post-P&R extraction, timing, and ECO
Uses either IQuantus or Signoff Quantus
Multiple placement scenarios considered simultaneously, 100% legalized buffer placement

Innovus System
Physically-aware ECO
Hold, DRV, setup, leakage
2-3 Iterations
Tempus
Distributed MMMC, delay calculation and STA
Timing closed

Quantus
Incremental Extraction and Multi-value SPEF

Tempus physically aware ECO results in 99% convergence per iteration

© 2016 Cadence Design Systems, Inc. All rights reserved.

5 Quantus + Voltus-Fi for Accurate EMIR Analysis

Virtuoso Flow
MODGEN Creation
Device Placement
Electrically Aware Net Routing
In-Design Verification
Extraction

Voltus-Fi
Cadence Voltus-Fi EMIR Flow
ADE
Spectre APS
Voltus-Fi
EMIR on Layout


xDSPF

Comprehensive solution in an integrated Virtuoso flow for EMIR and PowerMos
Only Voltus-Fi solution works with Quantus solution for TSMC 16/10nm and below
Integrated—execute Quantus solution under the hood from Voltus-Fi solution

Quantus + Voltus-Fi for Accurate EMIR Analysis

© 2016 Cadence Design Systems, Inc. All rights reserved.
*Cadence Spectre® eXtensive Partitioning Simulator (XPS)

Voltus-Fi Embedded Quantus QRC Settings



17 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence


Market-Leading Features in Virtuoso Platform

Substrate Noise Analysis	PowerMos Extraction	Inductance Extraction
<p>Noise analysis between analog block-block or digital to analog block</p>	<p>Support automotive designs; high-voltage/current, wide-metal designs</p>	<p>Supports partial element equivalent circuit (PEEC), high-frequency effects, and interconnect fracturing</p>
<p>Full 3D substrate model, accurate within ~7% of measurement data</p>	<p>High-accuracy Rds(on)</p>	<p>Silicon proven within 1.1% of measurement and Fast Henry</p>
<p>Provide isolation strategies (guardrings) to reduce noise in design</p>	<p>Integrated flow in Virtuoso platform with Voltus-Fi solution and Spectre XPS</p>	<p>Supports frequency points from DC to ~100GHz with a single extraction run</p>

18 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Summary



19 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

Thank You!

20 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

cādence®

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective holders.